- 5 resultados
menor preço: € 98,79, preço mais alto: € 169,99, preço médio: € 125,33
1
On and Off-Chip Crosstalk Avoidance in VLSI Design / Chunjie Duan (u. a.) / Buch / XXIV / Englisch / 2010 / Springer US / EAN 9781441909466 - Duan, Chunjie
Encomendar
no/na booklooker.de
€ 144,74
Encomendar
Detalhes e envio
Link patrocinado
Duan, Chunjie:

On and Off-Chip Crosstalk Avoidance in VLSI Design / Chunjie Duan (u. a.) / Buch / XXIV / Englisch / 2010 / Springer US / EAN 9781441909466 - encadernado, livro de bolso

2010, ISBN: 9781441909466

[ED: Gebunden], [PU: Springer US], On- and Off-Chip Crosstalk Avoidance in VLSI Design Chunjie Duan, Brock J. LaMeres and Sunil P. Khatri Deep Submicron (DSM) processes present many chall… mais…

Custos de envio:Zzgl. Versandkosten., mais custos de envio Buchbär
fechar(X)
2
On and Off-Chip Crosstalk Avoidance in VLSI Design Chunjie Duan Author
Encomendar
no/na BarnesandNoble.com
€ 169,99
Encomendar
Detalhes e envio
Link patrocinado
On and Off-Chip Crosstalk Avoidance in VLSI Design Chunjie Duan Author - novo libro

ISBN: 9781441909466

Deep Sub-Micron (DSM) processes present many changes to Very Large Scale Integration (VLSI) circuit designers. One of the greatest challenges is crosstalk, which becomes significant with … mais…

new in stock. Custos de envio:zzgl. Versandkosten., mais custos de envio
fechar(X)
3
Encomendar
no/na buchfreund.de
€ 107,42
Envio: € 0,001
Encomendar
Detalhes fornecedor
Link patrocinado
Duan, Chunjie und Brock J. LaMeres:
On and Off-Chip Crosstalk Avoidance in VLSI Design 2010 - primeira edição

2010

ISBN: 9781441909466

2010 Neubindung, 1. Auflage 2010, Buchschnitt leicht verkürzt 5974541/12 Versandkostenfreie Lieferung circuit design,Crosstalk Avoidance,modeling,model,EDA,Noise Reduction,integrated circ… mais…

Custos de envio:Versandkostenfrei innerhalb der BRD. (EUR 0.00) Buchpark GmbH, 14959 Trebbin
fechar(X)
4
On and Off-Chip Crosstalk Avoidance in VLSI Design - Duan, Chunjie und Brock J. LaMeres
Encomendar
no/na booklooker.de
€ 98,79
Envio: € 0,001
Encomendar
Detalhes fornecedor
Link patrocinado
Duan, Chunjie und Brock J. LaMeres:
On and Off-Chip Crosstalk Avoidance in VLSI Design - primeira edição

2010, ISBN: 9781441909466

[PU: Springer US], Neubindung, 1. Auflage 2010, Buchschnitt leicht verkürzt 5974541/12, DE, [SC: 0.00], gebraucht; sehr gut, gewerbliches Angebot, 2010, Banküberweisung, PayPal, Klarna-So… mais…

Custos de envio:Versandkostenfrei, Versand nach Deutschland. (EUR 0.00) Buchpark GmbH
fechar(X)
5
On and Off-Chip Crosstalk Avoidance in VLSI Design - Duan, Chunjie und Brock J. LaMeres
Encomendar
no/na booklooker.de
€ 105,69
Envio: € 0,001
Encomendar
Detalhes fornecedor
Link patrocinado
Duan, Chunjie und Brock J. LaMeres:
On and Off-Chip Crosstalk Avoidance in VLSI Design - primeira edição

2010, ISBN: 9781441909466

[PU: Springer US], Neubindung, 1. Auflage 2010, Buchschnitt leicht verkürzt 5974541/12, DE, [SC: 0.00], gebraucht; sehr gut, gewerbliches Angebot, 2010, PayPal, Klarna-Sofortüberweisung, … mais…

Custos de envio:Versandkostenfrei, Versand nach Deutschland. (EUR 0.00) Buchpark GmbH
fechar(X)
1Como algumas plataformas não transmitem condições de envio e estas podem depender do país de entrega, do preço de compra, do peso e tamanho do artigo, de uma possível adesão à plataforma, de uma entrega directa pela plataforma ou através de um terceiro fornecedor (Marketplace), etc., é possível que os custos de envio indicados pelo eurolivro não correspondam aos da plataforma ofertante.

Dados bibliográficos do melhor livro correspondente

Pormenores referentes ao livro
On and Off-Chip Crosstalk Avoidance in VLSI Design Chunjie Duan Author
Autor:
Título:
Número ISBN:

144190946X


Deep Sub-Micron (DSM) processes present many changes to Very Large Scale Integration (VLSI) circuit designers. One of the greatest challenges is crosstalk, which becomes significant with shrinking feature sizes of VLSI fabrication processes. The presence of crosstalk greatly limits the speed and increases the power consumption of the IC design. This book focuses on crosstalk avoidance with bus encoding, one of the techniques that selectively mitigates the impact of crosstalk and improves the speed and power consumption of the bus interconnect. This technique encodes data before transmission over the bus to avoid certain undesirable crosstalk conditions and thereby improve the bus speed and/or energy consumption. TOC:Introduction on On-Chip Crosstalk Avoidance. Preliminaries to On-Chip Crosstalk. Memoryless Crosstalk Avoidance Codes. CODEC Designs for Memoryless Crosstalk Avoidance Codes. Memory-based Crosstalk Avoidance Codes. Multi-valued Logic Crosstalk Avoidance Codes. Introduction to Off-Chip Crosstalk. Package Construction and Electrical Modeling. Preliminaries and Terminology. Analytical Model for Off-Chip Bus Performance. Optimal Bus Sizing. Bus Expansion Encoder. Bus Stuttering Encoder. Impedance Compensation. Future Trends and Applications. Summary of Off-Chip Crosstalk Avoidance.

Dados detalhados do livro - On and Off-Chip Crosstalk Avoidance in VLSI Design Chunjie Duan Author


EAN (ISBN-13): 9781441909466
ISBN (ISBN-10): 144190946X
Livro de capa dura
Ano de publicação: 2010
Editor/Editora: Springer US Core >2 >T
240 Páginas
Peso: 0,552 kg
Língua: eng/Englisch

Livro na base de dados desde 2008-10-25T08:24:15+01:00 (Lisbon)
Página de detalhes modificada pela última vez em 2024-03-01T19:27:19+00:00 (Lisbon)
Número ISBN/EAN: 144190946X

Número ISBN - Ortografia alternativa:
1-4419-0946-X, 978-1-4419-0946-6
Ortografia alternativa e termos de pesquisa relacionados:
Autor do livro: sunil, lamer, lamé, duan, brock lameres
Título do livro: chip, talk talk, vlsi, off, design design

Dados da editora

Autor: Chunjie Duan; Brock J. LaMeres
Título: On and Off-Chip Crosstalk Avoidance in VLSI Design
Editora: Springer; Springer US
240 Páginas
Ano de publicação: 2010-01-20
New York; NY; US
Impresso / Feito em
Língua: Inglês
160,49 € (DE)
164,99 € (AT)
177,00 CHF (CH)
POD
XXIV, 240 p.

BB; Hardcover, Softcover / Technik/Elektronik, Elektrotechnik, Nachrichtentechnik; Schaltkreise und Komponenten (Bauteile); Verstehen; Crosstalk Avoidance; EDA; Noise Reduction; Off-Chip Communication; On-Chip Communication; VLSI; VLSI Design; VLSI Packaging; circuit design; construction; design automation; electronic design automation; integrated circuit; model; modeling; Electronic Circuits and Systems; Computer-Aided Engineering (CAD, CAE) and Design; Computer-Aided Design (CAD); EA; BC

On- and Off-Chip Crosstalk Avoidance in VLSI Design Chunjie Duan, Brock J. LaMeres and Sunil P. Khatri Deep Submicron (DSM) processes present many challenges to Very Large Scale Integration (VLSI) circuit designers. One of the greatest challenges is inter-wire crosstalk within on- and off-chip bus traces. Capacitive crosstalk in on-chip busses becomes significant with shrinking feature sizes of VLSI fabrication processes, while inductive cross-talk becomes a problem for busses with high off-chip data transfer rates. The presence of crosstalk greatly limits the speed and increases the power consumption of an IC design. This book presents approaches to avoid crosstalk in both on-chip as well as off-chip busses. These approaches allow the user to trade off the degree of crosstalk mitigation against the associated implementation overheads. In this way, a continuum of techniques is presented, which help improve the speed and power consumption of the bus interconnect. These techniques encode data before transmission over the bus to avoid certain undesirable crosstalk conditions and thereby improve the bus speed and/or energy consumption. In particular, this book: Presents novel ways to combine chip and package design, reducing off-chip crosstalk so that VLSI systems can be designed to operate significantly faster; Provides a comprehensive set of bus crosstalk cancellation techniques, both memoryless and memory-based; Provides techniques to design extremely efficient CODECs for crosstalk cancellation; Provides crosstalk cancellation approaches for multi-valued busses; Offers a battery of approaches for a VLSI designer to use, depending on the amount of crosstalk their design can tolerate, and the amount of area overhead they can afford.
Presents a novel way to combine chip and package design, reducing cross-talk so that VLSI systems can be designed to operate significantly faster Provides a comprehensive set of bus cross-talk cancellation techniques, both memoryless and memory-based Offers a battery of approaches for a VLSI designer to use, depending on the amount of cross-talk their design can tolerate, and the amount of area overhead they can afford Includes supplementary material: sn.pub/extras
< Para arquivar...