- 5 resultados
menor preço: € 35,39, preço mais alto: € 69,43, preço médio: € 52,46
1
High Performance Embedded Architectures and Compilers - André Seznec
Encomendar
no/na booklooker.de
€ 53,49
Envio: € 2,701
Encomendar
Detalhes fornecedor
Link patrocinado
André Seznec:

High Performance Embedded Architectures and Compilers - Livro de bolso

2012, ISBN: 9783540929895

[ED: Taschenbuch], [PU: Springer Berlin Heidelberg], Neuware - This book constitutes the refereed proceedings of the Fourth International Conference on High Performance Embedded Architect… mais…

Custos de envio:Versand nach Deutschland. (EUR 2.70) AHA-BUCH GmbH
fechar(X)
2
High Performance Embedded Architectures and Compilers - Seznec, André|Emer, Joel|O\\'Boyle, Michael|Martonosi, Margaret|Ungerer, Theo
Encomendar
no/na AbeBooks.de
€ 48,37
Envio: € 0,001
Encomendar
Detalhes fornecedor
Link patrocinado

Seznec, André|Emer, Joel|O\\'Boyle, Michael|Martonosi, Margaret|Ungerer, Theo:

High Performance Embedded Architectures and Compilers - Livro de bolso

2009, ISBN: 3540929894

[EAN: 9783540929895], Neubuch, [PU: Springer Berlin Heidelberg], EMBEDDED SYSTEM MIKROCONTROLLER ADA CLUSTER H.264 MULTITHREADING PROCESSING SCHEDULING SCHEME CODECOMPRESSION EXASCALECOMP… mais…

NEW BOOK. Custos de envio:Versandkostenfrei. (EUR 0.00) moluna, Greven, Germany [73551232] [Rating: 4 (von 5)]
fechar(X)
3
High Performance Embedded Architectures and Compilers Fourth International Conference, HiPEAC 2009 - Seznec, André (Herausgeber); Emer, Joel (Herausgeber); Ungerer, Theo (Herausgeber); Martonosi, Margaret (Herausgeber); O'Boyle, Michael (Herausgeber)
Encomendar
no/na Achtung-Buecher.de
€ 55,60
Envio: € 0,001
Encomendar
Detalhes fornecedor
Link patrocinado
Seznec, André (Herausgeber); Emer, Joel (Herausgeber); Ungerer, Theo (Herausgeber); Martonosi, Margaret (Herausgeber); O'Boyle, Michael (Herausgeber):
High Performance Embedded Architectures and Compilers Fourth International Conference, HiPEAC 2009 - novo libro

2009

ISBN: 3540929894

2009 Kartoniert / Broschiert Embedded System, Mikrocontroller, Computerhardware, Systemanalyse und -design, Rechnerarchitektur und Logik-Entwurf, Ada; cluster; H.264; Multithreading; Pr… mais…

Custos de envio:Versandkostenfrei innerhalb der BRD. (EUR 0.00) MARZIES.de Buch- und Medienhandel, 14621 Schönwalde-Glien
fechar(X)
4
High Performance Embedded Architectures and Compilers Fourth International Conference, HiPEAC 2009 Volume editor Andre Seznec published on February, 2009 - Andr? Seznec
Encomendar
no/na AbeBooks.de
€ 69,43
Envio: € 4,661
Encomendar
Detalhes fornecedor
Link patrocinado
Andr? Seznec:
High Performance Embedded Architectures and Compilers Fourth International Conference, HiPEAC 2009 Volume editor Andre Seznec published on February, 2009 - Livro de bolso

2009, ISBN: 3540929894

[EAN: 9783540929895], Neubuch, [PU: Springer], New Book. Shipped from UK. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000., Books

NEW BOOK. Custos de envio: EUR 4.66 PBShop.store US, Wood Dale, IL, U.S.A. [8408184] [Rating: 5 (von 5)]
fechar(X)
5
Encomendar
no/na alibris.co.uk
€ 35,39
Encomendar
Detalhes e envio
Link patrocinado
Theo Ungerer, Joel Emer, Michael Oboyle:
High Performance Embedded Architectures and Compilers: Fourth International Conference, Hipeac 2009, Paphos, Cyprus, January 25-28, 2009 Proceedings - Livro de bolso

2009, ISBN: 9783540929895

Trade paperback, New, US edition. Satisfaction guaranteed! !, [PU: Springer]

Custos de envio:mais custos de envio Irving, TX, Basi6 International
fechar(X)
1Como algumas plataformas não transmitem condições de envio e estas podem depender do país de entrega, do preço de compra, do peso e tamanho do artigo, de uma possível adesão à plataforma, de uma entrega directa pela plataforma ou através de um terceiro fornecedor (Marketplace), etc., é possível que os custos de envio indicados pelo eurolivro não correspondam aos da plataforma ofertante.

Dados bibliográficos do melhor livro correspondente

Pormenores referentes ao livro
High Performance Embedded Architectures and Compilers: Fourth International Conference, HiPEAC 2009, Paphos, Cyprus, January 2009, Procceding ... Science and General Issues, 5409, Band 5409)
Autor:
Título:
Número ISBN:

3540929894


This book constitutes the refereed proceedings of the Fourth International Conference on High Performance Embedded Architectures and Compilers, HiPEAC 2009, held in Paphos, Cyprus, in January 2009. The 27 revised full papers presented together with 2 invited keynote paper were carefully reviewed and selected from 97 submissions. The papers are organized in topical sections on dynamic translation and optimization, low level scheduling, parallelism and resource control, communication, mapping for CMPs, power, cache issues as well as parallel embedded applications.

Dados detalhados do livro - High Performance Embedded Architectures and Compilers: Fourth International Conference, HiPEAC 2009, Paphos, Cyprus, January 2009, Procceding ... Science and General Issues, 5409, Band 5409)


EAN (ISBN-13): 9783540929895
ISBN (ISBN-10): 3540929894
Livro de capa dura
Livro de bolso
Ano de publicação: 2009
Editor/Editora: Seznec, Andre, Springer
420 Páginas
Peso: 0,650 kg
Língua: eng/Englisch

Livro na base de dados desde 2009-02-20T00:12:41+00:00 (Lisbon)
Página de detalhes modificada pela última vez em 2023-09-30T12:17:49+01:00 (Lisbon)
Número ISBN/EAN: 3540929894

Número ISBN - Ortografia alternativa:
3-540-92989-4, 978-3-540-92989-5
Ortografia alternativa e termos de pesquisa relacionados:
Autor do livro: seznec, ungerer, michael boyle, marton, emer, michael unger, margaret boyle, joel, andré springer
Título do livro: high performance embedded architectures compilers, lecture notes computer science, paphos

Dados da editora

Autor: André Seznec; Joel Emer; Michael O'Boyle; Margaret Martonosi; Theo Ungerer
Título: Lecture Notes in Computer Science; Theoretical Computer Science and General Issues; High Performance Embedded Architectures and Compilers - Fourth International Conference, HiPEAC 2009
Editora: Springer; Springer Berlin
420 Páginas
Ano de publicação: 2009-01-12
Berlin; Heidelberg; DE
Língua: Inglês
53,49 € (DE)
54,99 € (AT)
59,00 CHF (CH)
Available
XIII, 420 p.

BC; Hardcover, Softcover / Informatik, EDV/Informatik; Systemanalyse und -design; Verstehen; Informatik; Ada; Cluster; H.264; Multithreading; Processing; Scheduling; Scheme; code compression; exascale computing; heterogenous architectures; hyperthreading; manycore; memory performance; mul; optimization; Computer System Implementation; Arithmetic and Logic Structures; Processor Architectures; Input/Output and Data Communications; Logic Design; Computer Communication Networks; Computerhardware; Rechnerarchitektur und Logik-Entwurf; Netzwerk-Hardware; EA

Invited Program.- Keynote: Challenges on the Road to Exascale Computing.- Keynote: Compilers in the Manycore Era.- I Dynamic Translation and Optimisation.- Steal-on-Abort: Improving Transactional Memory Performance through Dynamic Transaction Reordering.- Predictive Runtime Code Scheduling for Heterogeneous Architectures.- Collective Optimization.- High Speed CPU Simulation Using LTU Dynamic Binary Translation.- II Low Level Scheduling.- Integrated Modulo Scheduling for Clustered VLIW Architectures.- Software Pipelining in Nested Loops with Prolog-Epilog Merging.- A Flexible Code Compression Scheme Using Partitioned Look-Up Tables.- III Parallelism and Resource Control.- MLP-Aware Runahead Threads in a Simultaneous Multithreading Processor.- IPC Control for Multiple Real-Time Threads on an In-Order SMT Processor.- A Hardware Task Scheduler for Embedded Video Processing.- Finding Stress Patterns in Microprocessor Workloads.- IV Communication.- Deriving Efficient Data Movement from Decoupled Access/Execute Specifications.- MPSoC Design Using Application-Specific Architecturally Visible Communication.- Communication Based Proactive Link Power Management.- V Mapping for CMPs.- Mapping and Synchronizing Streaming Applications on Cell Processors.- Adapting Application Mapping to Systematic Within-Die Process Variations on Chip Multiprocessors.- Accomodating Diversity in CMPs with Heterogeneous Frequencies.- A Framework for Task Scheduling and Memory Partitioning for Multi-Processor System-on-Chip.- VI Power.- Hybrid Super/Subthreshold Design of a Low Power Scalable-Throughput FFT Architecture.- Predictive Thermal Management for Chip Multiprocessors Using Co-designed Virtual Machines.- HeDGE: Hybrid Dataflow Graph Execution in the Issue Logic.- Compiler Controlled Speculationfor Power Aware ILP Extraction in Dataflow Architectures.- VII Cache Issues.- Revisiting Cache Block Superloading.- ACM: An Efficient Approach for Managing Shared Caches in Chip Multiprocessors.- In-Network Caching for Chip Multiprocessors.- VIII Parallel Embedded Applications.- Parallel LDPC Decoding on the Cell/B.E. Processor.- Parallel H.264 Decoding on an Embedded Multicore Processor.

Outros livros adicionais, que poderiam ser muito similares com este livro:

Último livro semelhante:
9783540303176 High Performance Embedded Architectures and Compilers (Conte, Tom Navarro, Nacho Hwu, Wen-mei W. Valero, Mateo Ungerer, Theo)

< Para arquivar...